



- 1 21. (Amended) The method of claim 15, further comprising each memory 2 controller determining if a lock has been asserted due to presence of a read-modify-write 3 transaction.
- 1 22. (Amended) The method of claim 15, further comprising each memory controller performing a cache coherency action based on the monitoring.

Add the following claims:

- 1 24. (New) The system of claim 1, wherein the plurality of memory controllers 2 are connected to the memory bus.
 - 25. (New) The system of claim 1, wherein one of the at least two memory controllers is adapted to generate its memory request on the memory bus before data is returned for the memory request of the other one of the at least two memory controllers.



1

2

3

- 1 26. (New) The system of claim 10, wherein at least two of the memory 2 controllers are adapted to generate concurrently pending memory requests on the memory 3 bus.
- 1 27. (New) The system of claim 26, wherein one of the at least two memory 2 controllers is adapted to generate its memory request on the memory bus before data is 3 returned for the memory request of the other one of the at least two memory controllers.
- 1 28. (New) The method of claim 15, wherein generating the requests on the 2 memory bus comprises at least two of the memory controllers generating concurrently 3 pending requests on the memory bus.

- 1 29. (New) The method of claim 28, wherein generating concurrently pending
- 2 requests comprises one of the at least two memory controllers generating its request
- 3 before data is returned for the request of the other of the at least two memory controllers.
- 1 30. (New) The article of claim 23, wherein the memory controllers are
- 2 connected to the memory bus.